lsh
/
esp-p4-720p-qm
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1 Commit
1 Branch
0 Tags
26 MiB
C 98.9%
Python 0.6%
Assembly 0.2%
C++ 0.2%
 
 
 
 
Go to file
shihua.lei 1694416fcc init 2026-03-16 15:56:18 +08:00
components init 2026-03-16 15:56:18 +08:00
main init 2026-03-16 15:56:18 +08:00
managed_components init 2026-03-16 15:56:18 +08:00
.gitignore init 2026-03-16 15:56:18 +08:00
CMakeLists.txt init 2026-03-16 15:56:18 +08:00
README.md init 2026-03-16 15:56:18 +08:00
README_CN.md init 2026-03-16 15:56:18 +08:00
dependencies.lock init 2026-03-16 15:56:18 +08:00
partitions.csv init 2026-03-16 15:56:18 +08:00
sdkconfig init 2026-03-16 15:56:18 +08:00
sdkconfig.defaults init 2026-03-16 15:56:18 +08:00
sdkconfig.old init 2026-03-16 15:56:18 +08:00

README.md

LVGL Demo v8

中文版本

This example demonstrates how to port LVGL v8 and conduct performance testing using LVGL's built-in demos. The example utilizes the development board's MIPI-DSI interface. Based on this example, applications based on LVGL v8 can be developed.

Getting Started

Prerequisites

  • An ESP32-P4-Function-EV-Board.
  • A 7-inch 1024 x 600 LCD screen powered by the EK79007 IC, accompanied by a 32-pin FPC connection adapter board (LCD Specifications).
  • A USB-C cable for power supply and programming.
  • Please refer to the following steps for the connection:

    • Step 1. According to the table below, connect the pins on the back of the screen adapter board to the corresponding pins on the development board.

      Screen Adapter Board ESP32-P4-Function-EV-Board
      5V (any one) 5V (any one)
      GND (any one) GND (any one)
      PWM GPIO26
      LCD_RST GPIO27

    • Step 2. Connect the FPC of LCD through the MIPI_DSI interface.

    • Step 3. Use a USB-C cable to connect the USB-UART port to a PC (Used for power supply and viewing serial output).

    • Step 4. Turn on the power switch of the board.

ESP-IDF Required

  • This example supports ESP-IDF release/v5.3 and later branches. By default, it runs on ESP-IDF release/v5.3.
  • Please follow the ESP-IDF Programming Guide to set up the development environment. We highly recommend you Build Your First Project to get familiar with ESP-IDF and make sure the environment is set up correctly.

Get the esp-dev-kits Repository

To start from the examples in esp-dev-kits, clone the repository to the local PC by running the following commands in the terminal:

git clone --recursive https://github.com/espressif/esp-dev-kits.git

Configuration

Run idf.py menuconfig and go to Board Support Package(ESP32-P4):

menuconfig > Component config > Board Support Package

How to Use the Example

Build and Flash the Example

Build the project and flash it to the board, then run monitor tool to view serial output (replace PORT with your board's serial port name):

idf.py -p PORT flash monitor

To exit the serial monitor, type Ctrl-].

See the ESP-IDF Getting Started Guide for full steps to configure and use ESP-IDF to build projects.

Example Output

  • The complete log is as follows:

    I (25) boot: ESP-IDF v5.4-dev-2167-gdef35b1ca7-dirty 2nd stage bootloader
I (26) boot: compile time Sep 27 2024 16:56:08
I (27) boot: Multicore bootloader
I (32) boot: chip revision: v0.1
I (35) qio_mode: Enabling default flash chip QIO
I (40) boot.esp32p4: SPI Speed      : 80MHz
I (45) boot.esp32p4: SPI Mode       : QIO
I (49) boot.esp32p4: SPI Flash Size : 16MB
I (54) boot: Enabling RNG early entropy source...
I (60) boot: Partition Table:
I (63) boot: ## Label            Usage          Type ST Offset   Length
I (70) boot:  0 nvs              WiFi data        01 02 00009000 00006000
I (78) boot:  1 phy_init         RF data          01 01 0000f000 00001000
I (85) boot:  2 factory          factory app      00 00 00010000 00800000
I (93) boot:  3 storage          Unknown data     01 82 00810000 00700000
I (101) boot: End of partition table
I (105) esp_image: segment 0: paddr=00010020 vaddr=48060020 size=7573ch (481084) map
I (189) esp_image: segment 1: paddr=00085764 vaddr=30100000 size=00020h (    32) load
I (191) esp_image: segment 2: paddr=0008578c vaddr=30100020 size=0003ch (    60) load
I (196) esp_image: segment 3: paddr=000857d0 vaddr=4ff00000 size=0a848h ( 43080) load
I (212) esp_image: segment 4: paddr=00090020 vaddr=48000020 size=58208h (360968) map
I (270) esp_image: segment 5: paddr=000e8230 vaddr=4ff0a848 size=0e2b8h ( 58040) load
I (283) esp_image: segment 6: paddr=000f64f0 vaddr=4ff18b00 size=031b4h ( 12724) load
I (291) boot: Loaded app from partition at offset 0x10000
I (292) boot: Disabling RNG early entropy source...
I (303) hex_psram: vendor id    : 0x0d (AP)
I (304) hex_psram: Latency      : 0x01 (Fixed)
I (304) hex_psram: DriveStr.    : 0x00 (25 Ohm)
I (307) hex_psram: dev id       : 0x03 (generation 4)
I (313) hex_psram: density      : 0x07 (256 Mbit)
I (318) hex_psram: good-die     : 0x06 (Pass)
I (323) hex_psram: SRF          : 0x02 (Slow Refresh)
I (329) hex_psram: BurstType    : 0x00 ( Wrap)
I (334) hex_psram: BurstLen     : 0x03 (2048 Byte)
I (340) hex_psram: BitMode      : 0x01 (X16 Mode)
I (345) hex_psram: Readlatency  : 0x04 (14 cycles@Fixed)
I (351) hex_psram: DriveStrength: 0x00 (1/1)
I (356) MSPI DQS: tuning success, best phase id is 2
I (544) MSPI DQS: tuning success, best delayline id is 11
I esp_psram: Found 32MB PSRAM device
I esp_psram: Speed: 200MHz
I (545) mmu_psram: flash_drom_paddr_start: 0x10000
I (575) mmu_psram: flash_irom_paddr_start: 0x90000
I (594) hex_psram: psram CS IO is dedicated
I (594) cpu_start: Multicore app
I (1050) esp_psram: SPI SRAM memory test OK
W (1060) clk: esp_perip_clk_init() has not been implemented yet
I (1067) cpu_start: Pro cpu start user code
I (1067) cpu_start: cpu freq: 360000000 Hz
I (1067) app_init: Application information:
I (1070) app_init: Project name:     lvgl_demo_v8
I (1076) app_init: App version:      7e53cd00-dirty
I (1081) app_init: Compile time:     Sep 27 2024 16:55:57
I (1087) app_init: ELF file SHA256:  f111a533d...
I (1093) app_init: ESP-IDF:          v5.4-dev-2167-gdef35b1ca7-dirty
I (1100) efuse_init: Min chip rev:     v0.1
I (1104) efuse_init: Max chip rev:     v0.99 
I (1109) efuse_init: Chip rev:         v0.1
I (1114) heap_init: Initializing. RAM available for dynamic allocation:
I (1122) heap_init: At 4FF1DCE0 len 0001D2E0 (116 KiB): RAM
I (1128) heap_init: At 4FF3AFC0 len 00004BF0 (18 KiB): RAM
I (1134) heap_init: At 4FF40000 len 00040000 (256 KiB): RAM
I (1140) heap_init: At 50108080 len 00007F80 (31 KiB): RTCRAM
I (1147) heap_init: At 3010005C len 00001FA4 (7 KiB): TCM
I (1153) esp_psram: Adding pool of 31360K of PSRAM memory to heap allocator
I (1161) spi_flash: detected chip: generic
I (1165) spi_flash: flash io: qio
W (1169) i2c: This driver is an old driver, please migrate your application code to adapt `driver/i2c_master.h`
I (1180) main_task: Started on CPU0
I (1203) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations
I (1203) main_task: Calling app_main()
I (1205) LVGL: Starting LVGL task
W (1209) ledc: GPIO 26 is not usable, maybe conflict with others
I (1216) ESP32_P4_EV: MIPI DSI PHY Powered on
I (1222) ESP32_P4_EV: Install MIPI DSI LCD control panel
I (1227) ESP32_P4_EV: Install EK79007 LCD control panel
I (1233) ek79007: version: 0.1.0
I (1237) gpio: GPIO[27]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0 
I (1403) ESP32_P4_EV: Display initialized
E (1404) lcd_panel: esp_lcd_panel_swap_xy(50): swap_xy is not supported by this panel
W (1405) GT911: Unable to initialize the I2C address
I (1411) GT911: TouchPad_ID:0x39,0x31,0x31
I (1415) GT911: TouchPad_Config_Version:89
I (1420) ESP32_P4_EV: Setting LCD backlight: 100%
I (1489) main_task: Returned from app_main()
...

Technical Support and Feedback

Please use the following feedback channels:

  • For technical queries, go to the esp32.com forum.
  • For a feature request or bug report, create a GitHub issue.

We will get back to you as soon as possible.